The Channel logo
Anonymous Coward
Anonymous Coward

Some numbers...

you can calculate from the data they provide:

-5 Mb on chip cache means 80Kb of cache per cpu (might be 8k/8k/64k L1code/L1data/L2)

-900 Mhz, 3 pipelines and 64 cpus mean 172800 Mips peak performance (they write 192000 on the site, but that would need 1Ghz of core clock frequency)

This is not a transputer design, they just used a routed cellular mesh for memory i/o requests instead of a full crossbar one. (also allows message based nonblocking memory i/o, very similar to what amd uses for it's cpu interconnect) This is a very nice multicore design, but nothing new. It's just a bit more integrated than intel's multicore chips, but this was possible due to the simplicity of the cpu cores. As a comparision a gf8800 running at 500Mhz with 128 cores is just around 128000 mips, but uses a full crossbar memory controller (with 6 channels) 16 channels of pcie and 3 network interconnect ports.

If we can get this 64 core chip for a resonable price as a standalone system with memory and pcie slots and a sata controller added, then this would make a pretty nice 64 core linux box.

Forums

Forgotten password

Opinion

euros_channel_money

Tim Worstall

Time to take a sniff at the coffee, perhaps
joe_tucci_emc_channel

Chris Mellor

Will they have to drag him back like last time?
chain_relationship_channel

Features

cloud_accounting
Playing the SLA long game
channel_teaser_money_top
cloud computing Fight
Applications must work for the cloud to float
Paul Cormier, Red Hat
How a Unix killer crawled from the dot-com bust